Amendments to the Drawings:

Formal drawings prepared by a competent draftsman are included as an appendix following page 11. Applicants request that these drawings be substituted for the figures currently in the application. No changes have been made to the content of the drawings and no new matter has been added. Therefore, no marked up sheets have been included.

Attachment: Replacement Sheets

REMARKS/ARGUMENTS

After entry of this amendment, claims 1-20 will remain pending in this application. Claims 1, 7, 10, 11, 13-15, and 18 have been amended. Support for the amended claims can be found in the specification. No new matter has been added.

Claims 1, 6-8, and 18-20 stand rejected under 35 U.S.C. 102(e) as being anticipated by Vogt et al., United States patent number 6,316,980 (Vogt). Claims 10-14 and 17 stand rejected under 35 U.S.C. 102(b) as being anticipated by Saitoh et al., United States patent number 5,604,775 (Saitoh). Claims 7 and 18 were objected to and have been appropriately amended. Reconsideration of these objections and rejections in light of these amendments and remarks is respectfully requested.

Obviousness-Type Double-Patenting Rejection

The pending office action incorrectly rejects claims 1 and 18 of the pending application on the grounds of non-statutory double-patenting over claims in patent application number 10/779,409. During a phone call with the Examiner it was agreed that the correct application number is 10/799,409.

Application 10/799,409 was filed on the same date as this pending application number 10/799,408, specifically, March 12, 2004. Accordingly, application 10/799,409 is not prior art to this application and cannot be the basis of an obviousness-type double-patenting rejection. Reconsideration of this rejection is respectfully requested.

Claim 1

Claim 1 stands rejected under 35 U.S.C. 102(e) as being anticipated by Vogt. But Vogt does not teach each and every element of this claim. For example, claim 1, as amended, recites "a first series of delay elements coupled to a reference clock input...and a delay circuit having a control input coupled to an output of the storage circuit." Vogt does not provide this feature.

The pending office action cites Figures 1-4 of Vogt as teaching each and every element of this claim. (See pending office action, page 7, fourth paragraph.) But these figures do not provide a delay circuit as required by the claim.

Rather, Figure 2 of Vogt teaches a circuit having several delay elements that are coupled in series when a delay is set or calibrated. (See Vogt, column 3, lines 51-54.) The individual delay elements are then used to delay strobe signals during device operation. (See Vogt, column 3, lines 47-50.) Thus, Vogt uses the same delay elements to set a delay and to delay a strobe signal. Thus, Vogt does not provide a delay circuit and a first series of delay elements as required by the claim.

Claim 1, as amended, further recites "a storage circuit having an input coupled to the output of the counter." Vogt does not provide the required storage circuit.

Rather, Vogt teaches providing a control signal output from counter 254 directly to delay elements 214. Vogt does not provide a storage circuit coupled to the output of a counter as required by the claim.

For at least these reasons, claim 1 should be allowed.

Claim 10

Claim 10 stands rejected under 35 U.S.C. 102(b) as being anticipated by Saitoh. But Saitoh does not teach each and every element of this claim. For example, claim 10, as amended, recites "a delay element to receive the plurality of stored control bits, and to provide a clock signal to the storage circuit." Saitoh does not provide this feature.

The pending office action cites Figures 1-16 of Saitoh as teaching each and every element of this claim. (See pending office action, page 6, first paragraph.) But these figures do not show a delay element providing a clock signal to the storage circuit as required by the claim.

Saitoh provides a series of delay elements 11 and 12 that receive control inputs from a latch 43. (See Saitoh, Figure 3.) But the outputs of these delay elements do not clock latch 43. Rather, the latch is clocked by an input from counter 46. (See Saitoh, Figure 3.) Accordingly, Satoh does not provide a delay element to receive the plurality of stored control bits, and to provide a clock signal to the storage circuit as required by the claim.

For at least these reasons, claim 10 should be allowed.

Claim 18

Claim 18 stands rejected under 35 U.S.C. 102(e) as being anticipated by Vogt. But Vogt does not teach each and every element of this claim. For example, claim 18, as amended, recites "wherein the control signals are <u>not stored</u> while the data strobe signal is delayed." Vogt does not provide this feature.

The pending office action cites Figures 1-4 of Vogt as teaching each and every element of this claim. (See pending office action, page 8, last paragraph.) But these figures do not teach not storing the control signals while the data strobe signal is delayed as is required by the claim. Moreover, as discussed above, Vogt does not teach storing the control signals, rather, Vogt teaches providing a control signal output from counter 254 directly to delay elements 214.

For at least these reasons, claim 18 should be allowed.

Other claims

The other claims depend on one of the above claims, and should be allowed for at least the same reasons, and for the additional limitations they recite.

CONCLUSION

In view of the foregoing, Applicants believe all claims now pending in this application are in condition for allowance. The issuance of a formal notice of allowance at an early date is respectfully requested.

If the Examiner believes a telephone conference would expedite prosecution of this application, please telephone the undersigned at 415-576-0200.

Respectfully submitted,

J. Matthew Zigment Reg. No. 44,005

TOWNSEND and TOWNSEND and CREW LLP Two Embarcadero Center, Eighth Floor San Francisco, California 94111-3834

San Francisco, Cali Tel: 415-576-0200 Fax: 415-576-0300 Attachments JMZ:deb 60818616 v1